SERVICE MANUAL

1571 DISK DRIVE

Preliminary

OCTOBER 1986

PN-314002-04



SERVICE MANUAL

1571 DISK DRIVE

Preliminary

OCTOBER 1986

PN-314002-04

Commodore Business Machines, Inc.

1200 Wilson Drive, West Chester, Pennsylvania 19380 U.S.A.

Commodore makes no expressed or implied warranties with regard to the information contained herein. The information is made available solely on an as is basis, and the entire risk as to quality and accuracy is with the user. Commodore shall not be liable for any consequential or incidental damages in connection with the use of the information contained herein. The listing of any available replacement part herein does not constitute in any case a recommendation, warranty or guaranty as to quality or suitability of such replacement part. Reproduction or use without expressed permission, of editorial or pictorial content, in any matter is prohibited.

This manual contains copyrighted and proprietary information. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written permission of Commodore Electronics Limited.

Copyright \circledast 1986 by Commodore Electronics Limited. All rights reserved.

1571 SERVICE MANUAL

TABLE OF CONTENTS

~

TITLE P/	٩GE
SPECIFICATIONS	1
PRODUCT PARTS LIST	2
MEMORY MAP	3
GATE ARRAY CIRCUIT THEORY	4
GATE ARRAY BLOCK DIAGRAM	6
C PIN ASSIGNMENTS	8
DETAIL PARTS LIST	17
BOARD LAYOUT	18
SCHEMATIC	19

SPECIFICATIONS

COMMODORE 1571	DISK DRIVE
GENERAL FEATURES	 5¼" Floppy Disk Drive Supports Fast Data Transfer Rates Two Serial Ports for Adding Peripherals Software Disk Format Selectable Comes with Serial and Power Cables Compatible with Commodore 128, Commodore 64, and Plus/4 Computers
SYSTEM FEATURES	 Built-in 6502 Microprocessor 2K RAM 32K ROM Built in DOS Program Load Transfer Rates 300 cps under C64 Control 5200 cps Max under C128 Control (Burst Rate) 5200 cps Max under CP/M[®] Control (Burst Rate)
MEDIA CHARACTERISTICS	 <u>Commodore Standard</u> (GCR) Double Sided/Single Density 350K Storage Capacity (Formatted) Compatible with 1541 Disk Drive Supports Program, Sequential, Relative and User Files
	 <u>CP/M[®] Compatible</u> (MFM) Single or Double Sided/Double Density Formats Up to 410K Storage Capacity (Formatted) Read/Write Compatible with Kaypro,[®] Osborne,[®] IBM,[®] CP/M 86, Epson[®] QX-10 and Numerous Other Formats Supports Most CP/M[®] Files
INPUTS/OUTPUTS	Two Serial PortsPower Connector
POWER REQUIREMENTS	 117 Volts Ac, 60 Hz, Less than 25 Watts
	Specifications subject to change without notice. CP/M is a registered trademark of Digital Research, Inc. KayPro is a registered trademark of Kaypro, Inc. Osborne is a registered trademark of Osborne Computer Corporation. IBM is a registered trademark of International Business Machines Corp. Epson is a registered trademark of Epson Corporation.

PARTS LIST 1571

PLEASE NOTE: Commodore part numbers are provided for reference only and do not indicate the availability of parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Approved cross-references for TTL chips, Transistors, etc. are available in manual form through the Service Department. Unique or non-standard parts will be stocked by Commodore and are indicated on the parts list by a "C".

TOP CASE ASSY

Top Case

C 310508-01

BOTTOM CASE ASSY

Bottom Case	C 310509-01
PCB Assembly	C 310420-01
Power Supply Assembly	C 250772-01
Drive Assembly – Newtronics	C 252083-01
Drive Assembly – Alps	C 252092-01
PCB Shield	C 252069-01
PCB Insulation Sheet	C 252070-01

FRONT CASE ASSEMBLY

Front Bezel – Alps	C 252086-01
Front Bezel – Newtronics	C 310507-01
Disk Eject Lever	C 252050-01
LED Assembly	C 250754-04
LED Clip	C 252013-01
Nameplate	C 310411-01

ACCESSORIES

Users Manual	C 252095-01
Demo Disk	C 252093-01
Power Cord	C 252164-01 sub:
	C 903508-04
6-Pin Din Cable	C 252159-01 sub:
	C 1540027-01



*ONLY 2K OF RAM SPACE AVAILABLE IN THE 1571 ADDRESS DECODING IS ACCOMPLISHED BY THE 64H157 GATE ARRAY.

20 PIN GATE ARRAY 1541B AND 1571

The 20 pin gate array used in the 1541B and 1571 disk drives is designed to work in conjunction with the 40/42 pin gate array also used in these drives. As illustrated in the block diagram, this I.C. controls 3 operations:

Address Selector The function of the address selector is to produce ROM, RAM and I/O chip select signals by decoding the addresses A10, A12, A13, A14 and A15. The system clocks are not gated with the address lines in this I.C. All chip select outputs are ACTIVE LOW.

Address decode Map:	RAME	0000 – 0FFF
•	102	1000 — 1FFF
	CS1	2000 – 3FFF
	101	1800 — 1BFF
	CS2	4000 — 7FFF
	ROME	COOO – FFFF

Saddle Canceler This correction signal is generated during the period that the data pattern is two consecutive zeros. With the Commodore GCR type recording format, a problem occurs in the waveform of the read signal. In the worst case pattern of 1001, a saddle condition will occur as illustrated below.



The worst case saddle will occur in tracks 31 to 35 and if not compensated for, will result in a read error. In the original 1541 drives, a one-shot was used to correct the condition; however, in this gate array it is corrected digitally.

The data output line, pin 19, of the R/W Hybrid's data comparitor is fed to the data input line, pin 3, of this gate array.

The data is then compared with the last data value which has been latched by the gate array, 2.6μ S after the rising or falling edge of the data line. If the current data value differs from the previous data value, the clear line is set to a high level for a duration of 63nS. If the values are the same, the clear line is not set.



It takes 2.56 to 2.62μ S to cancel the saddle. If the saddle should be longer than this length of time, the saddle can not be corrected and will result in a read error. Also, if the time for correcting the saddle is set for a longer time interval, the clear signal will not be set when the data is equal to 11. Therefore, approximately 2.6μ S the most suitable time setting for saddle correction.

Note: The minimum bit rate for tracks 1 - 17 is equal to 2.6 μ sec. If this time should become less due to motor speed, the SYNC signal cannot be recognized on the outer tracks resulting in error.

Motor Speed Compensator (PLL)

This gate array detects the motor speed and generates an internal data sampling clock signal that matches with the motor speed. (See below)



When the SYNC signal goes to the low level, the LOCK signal goes false and the sampling clock is switched to the internal clock signal of the gate array. Once the PLL has sampled the data one's, the LOCK signal will go high to indicate that the output of the PLL is valid. If the PLL cannot lock on, the internal clock signal will be used and the LOCK signal will remain at the low level. This can occur when the stepper is still moving or the spindle motor is not up to speed yet. In short, this allows the reading of data independent of motor speed within the lock on limits of the PLL.



The 1571 runs on the SYSTEM CLOCK and does not implement the LOCK signal.





6





7

40/42 PIN GATE ARRAY

PIN ASSIGNMENT

PIN ASSIGNMENT

TEST	$\begin{array}{c}1\\2\\3\\4\\5\\6\\7\\8\\9\\10\\11\\2\\13\\14\\15\\16\\17\\18\\9\\20\end{array}$	64H156	40 39 38 37 36 35 32 31 30 29 27 26 22 22 22 21	-BYTE -SOE -B -CK -QX -Q -RW -LOCK -PLL -CLR -VDD -XWR -Y3 -Y2 -Y1 -Y0 -ATN -ATNI -ATNI -ATNA -OSC	TEST YB0 YB1 YB2 YB3 YB4 YB5 YB5 YB5 YB7 VSS STP0 STP0 MTR DS0 DS1 SYNC SYNC OE ACCL VCC	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21	64H156	42 40 39 38 37 36 35 32 31 30 29 27 26 25 24 22 22	- BYTE -SOE - CK - QX - Q - RW - LOCK - PLL - CLR - VDD - XWR - Y3 - Y2 - Y1 - Y0 - ATN - ATNI - ATNI - ATNA - OSC - GND
	-0	1 SHOWN	J			-(2 SHOW	N	

40 PIN	42 PIN	DESC	FUNCTION
1	1	TEST	Input used in design verification.
2-9	2-9	YBO-YB7	Data input/output lines for read/write operation.
10	10	Vss	Ground.
11,12	11,12	STP0,STP1	Input to stepper driver.
13	13	MTR	Control line used to activate the stepper motor.
14	14	А	Write protect input. Indicates disk is write protected.
15,16	15,16	DS0,DS1	Inputs used to produce the binary count for the frequency divide ratio.
17	17	SYNC	Sync output.
18	18	TED	A low input clears the BYTE line in 2 MHz mode. A high sets 1541 mode.
19	19	OE	Input to read/write block to set mode. O for Write, 1 for Read.
20	20	ACCL	Input select line for the CPU clock. 0 for 1541 - 1 MHz, 1 for 1571 - 2 MHz.
XX	21,22		N/C
21	23	OSC	16 MHz clock input.
22	24	ATNA	Attention acknowledge input.
23	25	ATNI	Attention line input from serial bus.
24	26	ATN	Attention data input from serial bus.
25-28	27-30	Y0-Y3	Control output lines for the 4 phases of the stepper motor.
29	31	XRW	RAM write enable output.
30	32	Vcc	+ 5VDC.
31	33	CLR	High input when the read data is logical 1.
32	34	P11	Input from the 20 pin gate array. Clock compensation.
33	35	LOCK	Indicates the PLL LOCK status. When logical 1, PLL is locked. When 0, the internal clock is used for sampling data.
34	36	R/W	R/W select input.
35,36	37,38	Q,Qx	Write pulse outputs.
37	39	СК	Clock select output -1 or 2 MHz.
38	40	В	Write enable output.
39	41	SOE	Enable byte input.
40	42	BYTE	Data latched output.

WD1770/1772 5-1/4"FLOPPY DISK CONTROLLER/FORMATTER

		F	
		, i	
			$\Delta 1 - 4$ 25 - WPBT
		ח	$24 \square P$
		D,	11 - 6 $23 - TBOO$
		D,	AL2 - 7 $22 - WD$
		D/	AL3 - 8 $21 - WG$
		D/	AL4 - 9 20 $-MO$
		D/	AL5 - 10 $19 - RD$
		D	AL6-11 18-CLK
		D	AL7-12 17-DIRC
			MR 13 16 STEP
		G	$SND - 14$ 15 $-V_{CC}$
1	CS	CHIP SELECT	A logic low on this input selects the chip and enable Host communication with the device.
2	R/W	READ/WRITE	A logic high on this input controls the placement of data on the D0-D7 lines from a selected register, while a logic low causes a write operation to a selected register.
3,4	A0,A1	ADDRESS 0,1	These two inputs select a register to Read/Write data:
			CS A1 A0 R/W = 1 R/W = 0
			0 0 0 Status Reg Command Reg
			0 1 0 Sector Reg
5-12	DALO-DAL7	DATA ACCESS	Eight bit bidirectional bus used for transfer of data, control, or status. This bus is
12	MP	LINES 0 THRU 7	enabled by CS and R/W. Each line will drive one TTL load.
15	IVIE	MASTEN NESET	ternal pull-up).
14	GND	GROUND	Ground.
15	Vcc	POWER SUPPLY	+5V \pm 5% power supply input.
16	STEP	STEP	The Step output contains a pulse for each step of the drive's RW head. The WD1770 and WD1772 offer different step rates.
17	DIRC	DIRECTION	The Direction output is high when stepping in towards the center of the diskette, and low when stepping out.
18	CLK	CLOCK	This input requires a free-running 50% duty cycle clock (for internal timing) at 8 MHZ \pm 1 % .
19	RD	READ DATA	This active low input is the raw data line containing both clock and data pulses from the drive.
20	мо	MOTOR ON	Active high output used to enable the spindle motor prior to read, write or stepping operations.
21	WG	WRITE GATE	This output is made valid prior to writing on the diskette.
22	WD	WRITE DATA	FM or MFM clock and data pulses are placed on this line to be written on the diskette.
23	TR00	TRACK00	This active low input informs the WD1770 that the drive's R/W heads are position- ed over Track zero (internal pull-up).
24	IP	INDEX PULSE	This active low input informs the WD1770 when the physical index hole has been encountered on the diskette (internal pull-up).
25	WPRT	WRITE PROTECT	This input is sampled whenever a Write Command is received. A logic low on this line will prevent any Write Command from executing (internal pull-up).
26	DDEN	DOUBLE DENSITY ENABLE	This input pin selects either single (FM) or double (MFM) density. When DDEN = 0, double density is selected (internal pull-up).
27	DRQ	DATA REQUEST	This Active high output indicates that the data register is full (on a READ) or empty (on a Write operation).
28	INTRQ	INTERRUPT REQUEST	This Active high output is set at the completion of any command or reset or read of the status register.

PIN ASSIGNMENT

6502 MICROPROCESSOR

VSS

RDY-

N.C. NMI

SYNC VCC A0-A1-

A2-

A3-|

A4-

A5-

A6-

A7-1

A8-

A9-

A10-

A11-

 ϕ 1(OUT) IRO

	1,21 2	VSS RDY	DC ground. Ready. TTL level input, used to DMA the 6502. The processor operates normally while RDY is high. When RDY makes a transition to the low state, the processor will finish the operation it is on, and any subsequent opera- tion if it is a write cycle. On the next occur- rence of read cycle the processor will halt, making it possible to tri-state the processor
PIN ASSIGNMENT $1 40 - \overline{\text{RES}}$	3 4	φ1 OUT IRQ	Phase 1 clock output. The Interrupt Request input is a request that the processor initiate an interrupt sequence. The processor will complete execution of the current instruction before recognizing the re- quest. At that time, the interrupt mask in the Status Code Paginter will be examined of the
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			Status Code Register will be examined. If the interrupt mask is not set, the processor will begin an interrupt sequence. The Program Counter and the Processor status register will be stored on the stack and the interrupt disable flag is set so that no other interrupts can occur. The processor will then load the program counter from the memory location \$FFFE and \$FFFF.
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	6	NMI	The Non-Maskable Interrupt Request is a negative-edge sensitive request that the pro- cessor initiate an interrupt sequence. The pro- cessor will complete execution of the current instruction before recognizing the request.
- 13 28 - D5 - 14 27 - D6	7	SYNC	The SYNC output is used in conjunction with RDY to allow single instruction execution.
⊣15 26⊢D7	8	VDD	5VDC input.
- 16 25 A15	9-20	A0-A15	Address bus outputs. Unidirectional bus
- 17 24 - A14	22,25		used to address memory and I/O devices.
- 18 23 A13	26,33	D0-D7	Bi-directional bus for transferring data to and
- 19 22 - A12 20 21 - VSS	34	R/W	The read/write line is a TTL level output from the processor to control the direction of data transfer between the processor and memory, peripherals, etc. This line is high for reading
			memory and low for writing.
	37	φυ	Phase U clock input.
	38	S.O.	Set Overflow flag. A negative going edge sets the overflow bit in the status code register.
	39	φ2	Phase 2 clock output.
	40	RES	The Reset input is used to reset or start the μprocessor from a power down condition. During the time that this line is held low,

10

writing to or from the μ processor is inhibited. When a positive edge is detected on the input, the µprocessor will immediately begin the reset sequence. After a system initialization time of 6 cycles, the mask interrupt flag will be set and the processor will load the program counter from the contents of the memory locations \$FFFC and \$FFFD. This is the start location for program control. After V_{CC} reaches 4.75 volts in a power up routine, reset must be held low for at least 2 cycles. At this time the R/W line will become

valid.

6522 VERSATILE INTERFACE ADAPTOR (VIA)

PIN ASSIGNMENT

VSS- PA0- PA2- PA3- PA4- PA5- PA5- PB0- PB1- PB2- PB3- PB3- PB5- PB5- PB5- PB5- PB5- PB5- PB5- PB5	1 2 3 4 5 6 7 8 9 0 1 1 2 3 4 5 6 7 8 9 0 1 1 2 3 4 5 6 7 8 9 0 1 1 2 3 4 5 6 7 8 9 0 1 1 2 3 4 5 6 7 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	6522 VIA	40 39 37 36 34 32 30 29 27 25 24 22 24 22	-CA1 -RS0 -RS1 -RS2 -RS3 -D0 -D1 -D2 -D3 -D5 -D7 -D5 -D7 -D5 -D7 -CS2 -CS2
CB1-	18		23	$L\overline{cs2}$
	10		20	
			22	
vcc-	20		21	нка

1	Vss	Ground.
2-9	PÃO-PA7	Peripheral I/O Port A.
10-17	PBO-PB7	Peripheral I/O Port B.
18,19	CB1, CB2	Peripheral B Control Lines.
20	VCC	+ 5VDC.
21	IRQ	Interrupt Request.
22	R/W	Read/Write.
23,24	CS1, CS2	Chip Select.
25	φ2	Phase 2 Internal Clock.
26-33	D0-D7	Data Bus
34	RES	Reset Input, Low Active.
35-38	RSO-RS3	Register Select Inputs.
39,40	CA1, CA2	Peripheral A Control Lines.

T520 VOLTAGE DETECTOR I.C.

PIN CONFIGURATION



EQUIVALENT CIRCUIT



6526/8520 COMPLEX INTERFACE ADAPTOR

1

VSS

P	PIN A	SSIGNN	IEN	Т	ا 2-9	VSS PAO-PA7	P
1					10-17	PBO-PB7	p P
VSS-	1		40	-CNT			р
PA0-	2		39	-SP	18	PC	Н
PA1-	3		38	-RSO			a
PA2-	4		37	-RS1	19	TOD	Т
PA3-	5		36	-RS2	20	VCC	05
PA4	6		35	-RS3	20	IBO	Ir
PA5-	7		34	-RES	22	R/W	R
PA6	8	6526/	33	-DB0			R
	a	8520	32		23	CS	C
	10	CIA	31	$-DB^2$	24		
		•	30	-DB3	24	FLAG	h
	11		29	_DB4			p
	12		28		25	φ2	φ
	13		27		26-33	DB0-DB7	В
	14		26		34	RES	L
	10		25	- 42	35-38	R20-R23	R
PB0-			20				n
			27				p
	18		20		39	SP	S
			22				n
vuu-	20		21		40	ONT	p
1	L			1	40	CNI	U

	Ground Connection.
17	Parallel port A signals. Bidirectional parallel
7	Parallel port B signals. Bidirectional parallel port.
	Handshake output. A low pulse is generated
	Time of day clock input. Programmable 50hz
	5VDC input.
	Interrupt output to microprocessor.
	READ/WRITE input from microprocessor's
	R/W output. Chin select input. A low pulse will activate
	CIA.
	Negative-edge sensitive interrupt input. Can be used as a handshake line for either parallel port
	ø2 clock input.
37	Bidirectional data bus.
	Low active reset input. Initializes CIA.
53	Register select inputs. Used to select all inter- nal registers for communications with the parallel ports, time of day clock, and serial port (SP)
	Serial Port bidirectional connection. An inter- nal shift register converts microprocessor parallel data into serial data, and visa-versa. Count input. Internal timers can count pulses parallel to this input. It is used for frequency.
	dependent operations.

23256 32K X 8 ROM

PIN ASSIGNMENT

VPP-	1		28	-vcc
A12-	2		27	-A14
A7-	3		26	⊢A13
A6-	4		25	-A8
A5-	5		24	-A9
A4-	6		23	-A11
A3-	7	23256	22	- CS 1,CE
A2—	8	ROM	21	-A10
A1-	9		20	– <u>CS</u> ₂
A0-	10		19	-D7
D0-	11		18	-D6
D1-	12		17	-D5
D2-	13		16	–D4
GND-	14		15	-D3

1	VPP	5VDC.
2-10,		
21,	A0-A14	Address Bus Inputs.
23-27		
11-13,	D0-D7	Data Outputs.
15-19		
14	GND	Ground.
20	CS ₂	Chip Select.
22	CS ₁ , CE	Output Enable.
28	VCC	5VDC Input.
		•

2016 2K X 8 STATIC RAM

PIN ASSIGNMENT

A7-	1		24	–∨cc
A6-	2		23	-A8
A5-	3		22	-A9
A4-	4		21	-WE
A3-	5	0046	20	- OE
A2-	6	RAM	19	-A10
A1-	7		18	– CS
A0-	8		17	—I/07
1/0 ₀ -	9		16	-1/06
1/01-	10		15	-1/05
I/02-	11		14	-1/04
Vss-	12		13	-I/O3

1-8, 19, 22	A0-A10	Address Bus Inputs.
23	~0 ~10	
9-11,	1/00-1/07	Common Data Input/Output Lines.
13-17		
12	Vss	Ground.
18	CS	Chip Select Enable, Low Active.
20	OE	Output Enable, Low Active.
21	WE	Write (Input) Enable, Low Active.
24	Vcc	5VDC Input.

Functional Diagram



COMMON I.C.'S PIN ASSIGNMENTS AND LOGIC

7406

HEX INVERTER BUFFER/DRIVER (OPEN COLLECTOR)

PIN ASSIGNMENT





TRUTH TABLE

INPUT	OUTPUT
Α	Y
H L	L H

H = HIGH voltage level L = LOW voltage level

7407 HEX BUFFER/DRIVER (OPEN COLLECTOR)

PIN ASSIGNMENT



LOGIC DIAGRAM $1 \xrightarrow{A} \xrightarrow{Y} 2$ $3 \xrightarrow{A} \xrightarrow{Y} 4$ $5 \xrightarrow{A} \xrightarrow{Y} 6$ $9 \xrightarrow{A} \xrightarrow{Y} 8$ $11 \xrightarrow{A} \xrightarrow{Y} 10$ $13 \xrightarrow{A} \xrightarrow{Y} 12$

TRUTH TABLE

INPUT	OUTPUT
Α	Y
HL	H L

H = HIGH voltage level L = LOW voltage level

7414 • 74LS14 • 74F14 HEX INVERTER SCHMITT TRIGGER

PIN ASSIGNMENT







TRUTH TABLE

INPUT	OUTPUT
A	Y
0 1	1 0

H = HIGH voltage level L = LOW voltage level

7432 • 74S32 • 74LS32 • 74F32 **QUAD 2-INPUT OR GATE**

PIN ASSIGNMENT



LOGIC DIAGRAM



TRUTH TABLE

INPL	OUTPUT	
A	В	Y
L	L	L
L	н	н
н	L	н
н	н	н

H = HIGH voltage level L = LOW voltage level

7474 • 74S74 • 74LS74 • 74F74 **DUAL D-TYPE FLIP FLOP (POSITIVE EDGE TRIGGERED)**

PIN ASSIGNMENT



LOGIC DIAGRAM



TRUTH TABLE

		INPUTS			OUTPUTS		
OPERATING MODE	₿ _D	R _D	СР	D	Q	ā	
Asynchronous Set	L	н	X	X	н	L	
Asynchronous Reset (Clear)	н	L	X	×	L	н	
Undetermined ^(a)	L	L	x	x	н	н	
Load "1" (Set)	H H	н	1	h	н	L	
Load "0" (Reset)	н	н	1	1	L	н	

h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.

L = LOW voltage level steady state. I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.

X = Don't care.

I = LOW-to-HIGH clock transition.

NOTE

(a) Both outputs will be HIGH while both \overline{S}_D and \overline{R}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{R}_D go HIGH simultaneously.

74123 • 74LS123 **DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR**

PIN ASSIGNMENT



LOGIC DIAGRAM





TRUTH TABLE



X = Don't care

1 = LOW-to-HIGH transition

I = HIGH-to-LOW transition

74175 • 74LS175 • 74F175 QUAD D-TYPE FLIP FLOP

PIN ASSIGNMENT





TRUTH TABLE

		INPUTS		OUT	PUTS
OPERATING WODE	MR	СР	Dn	Q _n	<u> </u>
Reset (clear)	L	X	X	L	н
Load "1"	н	1	h	н	L
Load ''0''	н	t	1	L	н

H = HIGH voltage level steady state. h = HIGH voltage level one setup time prior to the LOWto-HIGH clock transition.

L = LOW voltage level steady state.

I = LOW voltage level one setup time prior to the LOWto-HIGH clock transition.

X = Don't care.

1 = LOW-to-HIGH clock transition.

74LS241 • 74F241 **OCTAL BUFFER, TRI-STATE**

PIN ASSIGNMENT



LOGIC DIAGRAM



TRUTH TABLE

INPUTS				OUTPUTS	
ŌĒ,	I.	OEb	I _b	Ya	Y _b
L	L	н	L	L	L
L	н	н	н	н	н
н	X	L	Х	(Z)	(Z)

L = LOW voltage level

X = Don't care

(Z) = HIGH impedance (off) state

74LS266 QUAD 2-INPUT EXCLUSIVE NOR GATE (OPEN COLLECTOR)

PIN ASSIGNMENT



LOGIC DIAGRAM



TRUTH TABLE

INF	OUTPUT	
A	B	Y
L	L	н
L	н	L
н	L	L
н	н	<u> </u>

H = HIGH voltage level L = LOW voltage level

PARTS LIST PCB ASSEMBLY #310420

Commodore part numbers are provided for reference only and do not indicate the availability of parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Approved cross-references for TTL chips, Transistors, etc. are available in manual form through the Service Department, order part #314000-01. Unique or non-standard parts will be stocked by Commodore and are indicated on the parts list by a "C". Vendor Name and part number have been provided for your convenience in ordering custom or unique parts.

INTEGRATED CIRCUITS		RESISTORS (Continued)		
U1	6502 CPU	C 901435-01	R18, 19	47
U2	23256 ROM	C 310654-03	R20	20К
U3	2016 RAM 200 NS		R21	4.7K
U4	65SC22A VIA 2MHZ CMOS	C 310653-01	R22	1K
U5	Gate Array 20 Pin	C 251829-01	R23	390
U6	Gate Array 40 Pin	C 251828-01	R24	47
U7	R/W Hybrid	C 251853-01	R25-28	2К
U8	7406		R29	4.7K
U9	65SC22A VIA 2MHZ	C 310653-01	R30	15K
U10	74LS74		R31	2K
011	WD 1770-00 Disk Control	C 310651-01 sub:	R32	4.7K
	WD 1772 Disk Control	C 310651-02	R33-35	2.7K
012	74F32		R36-38	1K
013	74LS266		R39	43K
014			R40	4./K
	746			
1117	741 \$14			DRS
U18	741 \$175			
1119	741 \$241		C1-20	Ceramic .1µF 16V
U20	6526A CIA 2MHZ	C 906108-02 sub	C21	Electrolytic 10μ F 25V
	8520 CIA 2MHZ	C 318029-02	C22, 23	Ceramic $.1\mu$ F 16V
U21	PST 520C/D Volt Detector	C 252034-02	C24	NPO 100pF $50V \pm 7-5\%$
U22	74LS123			$\begin{array}{ccc} \text{Leramic} & .1\mu\text{F} & 16V \\ \text{Elevet} & & 47\mu\text{F} & 10V + FOW \\ \end{array}$
				Elect 47μ F 10V + 50%, - 10%
TRANSISTO	DRS		C31	Electrolytic 1μ 16λ
			C32	Ceramic $.01\mu$ F 50V
Q1	MPSU51 PNP		C33	Tantalium 1μ F $35V + / -10\%$
Q2,3	2SC1815 NPN			·
Q4	2SA673 PNP		MISCELLA	NEOLIS
Q5	2SC945 NPN sub:		INTOOLEEA	
	2SC1685 R,S		EMI 1-4	Ferrite Bead
Q7	2SC1815 NPN		FB1-7	Ferrite Bead
			L1	Coil Inductor 2.2µH
DIODES			L3	Coil Inductor 100µH
			RP1	Resistor Pack 1K, 10Pin
CR3-8	Signal 1N914		SW1	4 Pos Dip Switch C 252144-02
CR10	Signal 1N4002		Y1	Crystal Module 16MHZ C 325566-01
CR11	Zener 3.3V			
		CONNECTORS		
RESISIONS	- All are carbon 1/4 wall, 5	5% unless noted	CN1	Header Assy 4Pin (Moley 3022-044 AMP 640098-4)
B1-3	47		CN2	Header Assy, Dual RT Angle 10Pin
R4	4.7K		CN3	Header Assy, 3Pin (Molex 3022-03A, AMP 640098-3)
R5	390 1/2W +/-5%		CN4	Header Assy, 10Pin (Molex 3022-10A, AMP 1-640098-0)
R6	1.2K		CN5	Header Assy, 6Pin (Molex 3022-06A, AMP 640098-6)
R7, 8	1К		CN6, 8	Connector, 6Pin Din, Shielded C252166-01
R9-11	47К		CN7	Header Assy, 3Pin (Molex 3022-03A, AMP 640098-3)
R12	150			
R13	390			
R14, 15	2.7K			
R16, 17	4.7K			
1				







6+5





DOCUMENT REGISTRATION

D	2	ŧ.	Δ			
	а	Ľ	0		 _	

Manual Name:

Part Number:

Issue Date:

The return of this information is essential to the maintenance of your documentation. If necessary, document updates and changes will be distributed to registered persons. Subsequent versions and editions of this document must be purchased.

Name:	-		
Company:	-		
Street:	-		
City:	_ State:	Zip:	
	Toor Here		
			*



COMMODORE BUSINESS MACHINES C-2654 West Chester, PA 19380

Service Documentation

	C commodore COMPUTERS	DOCUMENT CHANGE RECOMMENDATION			
	THIS FORM PROVIDES OUR CUSTOM MENT CHANGE RECOMMENDATIONS STAFF WILL REVIEW ALL RECOMMI CHANGES TO THE DOCUMENT.	ERS WITH AN EASY METHOD OF SENDING IN DOCU- . JUST REMOVE, FILL IN, AND MAIL THIS FORM. OUR ENDATIONS AND, WHEN APPROPRIATE, MAKE THE THANK YOU FOR YOUR COMMENTS.			
	DOCUMENT PART NUMBER, TITLE, D	DATE OF ISSUE:			
	USER'S EVALUATION OF MANUAL:	Check Appropriate Block(s) ir			
FOLD	REASON FOR CHANGE RECOMMENDATIONS:				
	PAGE, PARAGRAPH, OR DRAWING A	FFECTED BY RECOMMENDATION:			
	DETAILS:				
2					

	(Fold In)	
dIZ	STATE	CITY:
		STREET:
PHONE:		СОМРАИУ:
:ETAG		:3MAN

PLACE STAMP

COMMODORE BUSINESS MACHINES C-2654 West Chester, PA 19380

Service Documentation

Fold and Tape

DO NOT STAPLE

Fold and Tape



Computer Systems Division 1200 Wilson Drive West Chester, PA 19380